Doc. version: 1.0 Total pages: 21 2018/12/10 Date:

CUSTOMER APPROVAL SHEET

C	Company	
	Name	
	MODEL	AU141A320M
CL	JSTOMER	Title:
AF	PPROVED	Name:
☐ APPI		TIONS ONLY (Spec. Ver) TIONS AND ES SAMPLE (Spec. Ver) TIONS AND CS SAMPLE (Spec. Ver)
50		



Page:

1.0 2/21

Product Specification

1.41" AMOLED

MODEL NAME: AU141A320M

Panox Display
AUO Product P/N: 95.01U03.000
sales@panoxdisplay.com
skype: panoxwesley

- < > >Preliminary Specification
- < >Final Specification

Note: The content of this specification is subject to change.

© 2016 AU Optronics All Rights Reserved, Do Not Copy.



1.0

Page: 3/21

Record of Revision

	Revise Date		Content
1.0	2018-12-10	1~21	First Draft
		Par	Dishlar
	7		a 6 Con avdianlav com
(£		Sali	es parioxuispiay.com
		ST (E	pe: panoxwesley
	V		



1.0

Page: 4/21

Contents

A. General Specification	5
1. Physical Specifications	5
2. FPC Pin Assignment	5
3. Absolute Maximum Ratings	6
B. DC Characteristics	7
1. Display DC Characteristics	7
2. Display & TP Current Consumption	7
C. AC Characteristics	<u>,) \</u>
1. MIPI Interface Characteristics	8
	11
	13
D. Touch Performance	13
	13
2. Touch pattern design	_
Touch pattern design Touch Specifications E. Optical Specifications	14
E. Optical Specifications	15
F. Reliability Test Items	
G. Packing	19
H. Outline Demension Sales Sal	20
I. Precaution	21
pe. parioxwesiey	



5/21 Page:

1.0

A. General Specification

1. Physical Specifications


	Item	Description	Remark
1	Screen Size (inch)	1.41"	Diagonal
2	Display Mode	AMOLED	
3	Display Resolution	320xRGBx360	2
4	Active Area (mm*mm)	23.84 (H)×26.82(V)	3
5	Frame rate (normal mode)	60 (Hz)	
6	Pixel Configuration	Hyper R.G.B	
7	Display Color (M)	16.7	. 1
8	Brightness (nits)	350	
9	Interface	MIPI	CMD Mode
10	Driver IC	WT010	U
11	Outline Dimension (mm*mm*mm)	26.04 (H) × 31.00(W) × 0.66(T)	cell+foam

2. FPC Pin Assignment

Main FPC Pin assignment — AMOLED Panel Input / Output Signal Interface

FPCA recommended connector: Kyocera 14 5857 030 201 829

Main board recommended connector: Kyocera 24 5857 030 201 829



#	Pin_name	I/O/P	Description
1	NC	-	Floating
2	TP_INT	I	TP initial signal
3	NC	-	Floating
4	GND	Р	Ground
5	V(C)	Р	Driver analog power supply
6	VCI P		(Power IC need to follow AUO's suggestion)
7	GND	Р	Ground
8	SWIRE	0	SWIRE signal for PWR IC control
0	SWIRE	0	(Power IC need to follow AUO's suggestion)
9	TE	0	Vsync (vertical sync) signal output from panel to avoid tearing effect
10	REST	I	Device reset signal (0 : enable ; 1 : Disable)
11	GND	Р	Ground



Version 1.0

Page: 6/21

12	VDDIO	Р	Power supply for interface system except MIPI interface
13	MTP	Р	Power supply for OTP
14	ELVDD	Р	AMOLED positive power supply
15	ELVDD	Р	(Power IC need to follow AUO's suggestion)
16	L1./CC	Р	AMOLED negative power supply
17	ELVSS	Р	(Power IC need to follow AUO's suggestion)
18	GND	Р	Ground
19	IDF	1	Panel ID pin
20	GND	Р	Ground
21	DSI_D0N	I/O	MIPI negative data signal
22	DSI_D0P	I/O	MIPI positive data signal
23	GND	Р	Ground
24	DSI_CLKN	1	MIPI negative clock signal
25	DSI_CLKP	-	MIPI positive clock signal
26	GND	P	Ground
27	NC	D#r	Floating
28	TP_SDA	1	TP Data signal
29	TP_SCL	处 为 区	TP Clock signal
30	TP_BST		TP Reset signal

Note 1: I = input; O = output; P = Power; I/O = input / Output; NC= No Connection

Note 2 : AUO suggest only use MIPI I/F, and pin of SPI I/F is connected as below.

(SCL & DCX & SDI & SDO pin is GND, and CSX is connected to VDDIO.)

3. Absolute Maximum Ratings

Item	Symbol	Min.	Max.	Unit	Remark
Digital Power Supply	VDDIO	-0.3	5.5	V	
Analog Power Supply	VCI	-0.3	5.5	V	
ELVDD power Supply	ELVDD	-	5.0	V	
ELVSS power Supply	ELVSS	-5.0	-	V	

Note: If the module exceeds the absolute maximum ratings, it may be damaged permanently.



Page: 7/21

1.0

B. DC Characteristics

1. Display DC Characteristics

Diopinal De Characteriotics									
Item		Symbol	Min.	Тур.	Max.	Unit	Remark		
Digital Powe	r Supply	VDDIO	1.65	1.8	1.95	V	Note1		
Battery powe	Battery power Voltage		2.75	2.8	3.0	٧	Note1		
ELVDD powe	ELVDD power Supply		4.55	4.6	4.65	٧	Note1		
ELVSS power	ELVSS power Supply		-2.35	-2.40	-2.45	VS	Note1		
Input Signal	H Level	V _{IH}	0.8* VDDIO	-	VDDIO (\ \\	Noted		
Voltage	L Level	V _{IL}	0	-	0.2*VDD10	⊘v	Note1		
Output Signal	H Level	V_{OH}	0.8* VDDIO	-	NDD10	٧	√ Note1		
Voltage	L Level	V _{OL}	0		0.2* VDDIO	V	Note		

Note 1: The operation is guaranteed under the recommended operating conditions only. The operation is not guaranteed if a quick voltage change occurs during the operation. To prevent the noise, a bypass capacitor must be inserted into the line closed to the power pin.

2. Display & TP Current Consumption

	Item 52	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
			ELVDD:4.6V	VVV	<u>va</u> el	119	mW	Note1
Pai	nel Power	OLED	ELVSS:-2.4V			17	mA	Note1
	77	P _{VCI}	VCI : 2.8V	1	13.6	15.7	mW	Note2
	Normal	I _{VCI}	VOI . 2.0V	-	4.9	5.6	mA	Note2
	(with TP)	P _{VDDIO}	VDDIO :1.8V	1	4.0	4.6	mW	Note2
IC		I _{VDDIO}	VDIO .1.6V	1	2.2	2.6	mA	Note2
		P _{VCI}	VCI : 2.8V	-	-	0.76	mW	Note3
	Sleep	I _{VCI}	VGI . 2.0V			0.27	mA	Note3
	(with TP)	P _{VDDIO}	VDDIO :1.8V			0.98	mW	Note3
		I _{VDDIO}	1.00 .1.00			0.54	mA	Note3

Note 1: Based on L255 (350nits) full white pattern

Note 2: Based on black pattern. MIPI-DSI frame rate 60Hz command mode.

Note 3: Power consumption spec. is base on TP FW of the engineer version. The power consumption may be revised according to the TP FW version.



Page: 8/21


1.0

C. AC Characteristics


1. MIPI Interface Characteristics

HS Data Transmission Burst

HS Data Transmission Burst




HS clock transmission



Turnaround Procedure

Turnaround Procedure




Bus turnaround (BAT) from MPU to display module timing

Bus turnaround (BAT) from MPU to display module timing



9/21 Page:

1.0



Bus turnaround (BAT) from display module to MPU timing

Timing Parameters

Symbol	Description	Min	Тур	Max	Unit
T _{CLK-POST}	Time that the transmitter continues to send HS clock after the last associated Data Lane	60ns + 52*UI			ns
	has transitioned to LP Mode. Interval is			100	
	9/1				
	defined as the period from the end of T _{HS} . TRAIL to the beginning of T _{CLK} TRAIL.				
T _{CLK-TRAIL}	Time that the transmitter drives the HS-0	60			ns
	state after the last payload clock bit of a HS transmission burst.				
T _{HS-EXI} T	Time that the transmitter drives LP-11 following a HS burst	300			ns
T _{CLK-TERM-EN}	Time for the Clock Lane receiver to enable	Time for Dn to		38	ns
	the HS line termination, starting from the	reach V _{TERM}			
	time point when Dn crosses V _{IL.MAX} .	EN			
T _{CLK-PREPARE}	Time that the transmitter drives the Clock	38		95	ns
	Lane LP-00 Line state immediately before				
	the HS-0 Line state starting the HS				
	transmission.				
T _{CLK-PRE}	Time that the HS clock shall be driven by the	8			UI
	transmitter prior to any associated Data				
	Lane beginning the transition from LP to HS				
	mode.				
T _{CLK-PREPARE}	T _{CLK-PREPARE} + time that the transmitter drives	300			ns
+ T _{CLK-ZERO}	the HS-0 state prior to starting the Clock.				
T _{D-TERM-EN}	Time for the Data Lane receiver to enable	Time for Dn to		35 ns	
	the HS line termination, starting from the	Reach V _{TERM}		+4*UI	
	time point when Dn crosses V _{IL,MAX} .	EN			
T _{HS-PREPARE}	Time that the transmitter drives the Data	40ns + 4*UI		85 ns +	ns
	Lane LP-00 Line state immediately before			6*UI	




1.0

Page: 10/21

			<u> </u>	1	
	the HS-0 Line state starting the HS				
	transmission				
T _{HS-PREPARE}	T _{HS-PREPARE} + time that the transmitter drives	145ns + 10*UI			ns
+ T _{HS-ZERO}	the HS-0 state prior to transmitting the Sync				
	sequence.				
T _{HS-TRAIL}	Time that the transmitter drives the flipped	60ns + 4*UI			ns
	differential state after last payload data bit of			~	-
	a HS transmission burst		(3001	\
$T_{LPX(M)}$	Transmitted length of any Low-Power state	50		150	ns
	period of MCU to display module				
T _{TA-SURE(M)}	Time that the display module waits after the	T _{LPX(M)}	1000	2*T _{LPX(M)}	ns
	LP-10 state before transmitting the Bridge		6		
	state (LP-00) during a Link Turnaround.			100	
$T_{LPX(D)}$	Transmitted length of any Low-Power state	50		150	ns
	period of display module to MCU				
$T_{TA-GET(D)}$	Time that the display module drives the		5*T _{LPX(D)}		ns
	Bridge state (LP-09) after accepting control				
	during a Link Turnaround.				
T _{TA-GO(D)}	Time that the display module drives the		4*T _{LPX(D)}		ns
	Bridge state (LP-00) before releasing control				
	during a Link Turnaround.				
$T_{TA\text{-SURE}(D)}$	Time that the MPU waits after the LP-10	T _{LPX(D)}		2*T _{LPX(D)}	ns
	state before transmitting the Bridge state				
	(LP-00) during a Link Turnaround.				

DDR Clock Definition



Clock Parameter	Symbol	Min	Тур	Max	Units
UI instataneous	UI _{inst}	2		12.5	ns




Page: 11/21

1.0

2. **Display RESET Timing Characteristics**

Reset input timing



Timing Parameters

Symbol	Parameter	Related Pins	MIN	TYP	MAX	Note	Unit
t _{RESW}	*1) Reset low pulse width	RESX	10	-	ı		μs
		-	-	-	55	When reset applied during Sleep in mode	ms
t _{REST}	*2) Reset complete time	-	S (9	<u> </u>	120	When reset applied during Sleep out mode	ms


Note 1. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below.

RESX Pulse	Action					
Shorter than 5µs	Invatid Reset					
Longer than 10µs	Valid Reset					
Between 5μs and 10μs	Reset Initialigation Precedure					

Note 2. During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out -mode. The display remains the blank state in Sleep In -mode) and then return to Default condition for H/W reset.

Note 3. During Reset Complete Time, data in OTP will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (tREST) within 5ms after a rising edge of RESX.

Note 4. Spike Rejection also applies during a valid reset pulse as shown below:



Note 5. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.




Page: 12/21

1.0

Operating Sequence

Power on sequence






Page: 13/21

1.0

Display Scan Direction & Coordinate



1. Touch Sensor Drawing

	/ /	, ,		/
Pad1	Pad2	Pad11	Pad24	Pad25
Pad3	Pad4	Pad12	Pad22	Pad23
Pad5	Pad6	Pad15	Pad20	Pad21
Pad7	Pad8	Pad14	Pad18	Pad19
Pad9	Pad10	Pad13	Pad16	Pad17

2. Touch pattern design

Item	TP sensor
Number of touch panel sensors	25



14/21 Page:


1.0

3. Touch Specifications **TP** performance

No.	ı	tem	Spec.	Remark			
1	Multi-Finger		ulti-Finger 2				
2	Report Rate		≥90Hz				
		Accuracy	Non-border \leq 1.5mm,				
	Performance	(at Ø 6 mm)	Border ≦ 2mm	.a			
3		Linearity	Non-border \leq 1.5mm,				
3		(at Ø 6 mm)	Border ≦ 2mm	7/2000			
		Jitter	Non-border ≤ 1.5mm,				
		(at Ø 6 mm)	Border ≦ 2mm				

Design requirements of in-cell touch are as follows.

- 1. Cover lens design Type: Glass, $\varepsilon \geq 7.6$, Thickness: ≤ 1.2 mm
- 2. System gap ≥0.6mm (Base on cover lens thickness =0.8mm). When the cover lens is thinner, the system gap needs more.



System gap:

- 1. the gap between bottom of AMOLED module and system parts/component.
- The gap excludes system part thickness tolerance.



1.0

Page: 15/21

E. Optical Specifications

l	tem	Abbr.	Min.	Тур.	Max.	Unit	Remark
Optical C	haracteristic	Brightness	315	350	385	nits	Note 3
Contr	rast ratio	@25deg	10000				Note 4
Brightnes	ss Uniformity	350nits	85				Note 5
		Тор	80°			deg	
Viewi	ng angle	Bottom	80°	-	<	deg	Note 6
CR	>1600	Left	80°			deg	Note o
		Right	80°	{}		deg	1
	White	CIE1931 x	0.28	0.30	0.32		
	White	CIE1931 y	0.29	0.31	0.33		
	Red	CIE1931 x	0.640	0.670	0.700)	7	
Color	Red	CIE1931 _y	0.300	0.330	0.360		Note 7
Coloi	Green	CIE 1931)x	0.186	0.236	0.286		NOIE /
	Green	CIE1931 y	0.661)) 0.711	0.761		
	Blue	CIE1931 x	(\0.090	0.130	0.170		
\cap	Blue	CIE193Ty	√ 0.025	0.065	0.105		
N	ISC	C(E x) y	92	100	-	%	
Life time	LT95	25℃	150			hrs	Note 8
Crosstalk	L128∆CT	Vertical			110	%	Note 9
FI	icker				-30	db	Note 10
Ga	amma	γ	1.9	2.2	2.5		Note 11

Note 1: Ambient temperature =25 °C±2 °C, measured by CA-310

Note 2: To be measured in the dark room.

Note 3: The brightness measurement shall be done at the center of the display with a full white image.

Note 4: Definition of contrast ratio:

Contrast ratio is calculated with the following formula:


Photo detector output when OLED is at "White" state Contrast ratio (CR) = Photo detector output when OLED is at "Black



Page: 16/21

1.0


Note 5: Uniformity. Refer to figure as below



- \triangle Bp = Bp (Min.) / Bp (Max.)×100 (%)
- Bp (Max.) = Maximum brightness in 9 measured spots
- Bp (Min.) = Minimum brightness in 9 measured spots.

Note 6: Definition of viewing angle:

The optical performance is specified as the driver IC located at =270°



Note 7: The color chromaticity should be based on sample performance because new OLED material should be verified later.

Note 8: Time to 95% Luminance

To measure the burn-in effect, a test pattern with white background applied to the AMOLED display at 100% loading

Note 9: Cross-talk

There should be no visible cross-talk in normal direction of the display when the two"Cross-talk Test Patterns" below are loaded.



Page: 17/21

1.0

- Measurement equipment: DMS-803 or similar equipments
- The point should be marked is, the background of Cross-talk Test Pattern-"gray " are defined as middle gray scale . For example, RGB 24bit "gray" defined as below:


R7	R6	R5	R4	R3	R2	R1	R0	G7	G 6	G5	G4	G3	G2	G1	G0	B7	B 6	B5	B4	В3	B2	B1	B0
1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

• △Bpn = Bpn (gray) / Bpn (white)

Which n means the dot No. In the Cross-talk Test Pattern;

Bpn (gray) means the brightness of the No.n spots in Cross-talk Test Pattern A and B; Bpn (white) means the brightness of the No.n spots in Full white Test Pattern;

- △Bp (Max.) = Maximum value in A1~A4 and B1~B4.
- \triangle Bp (Min.) = Minimum value in A1~A4 and pB1~B4.
- △CT must be less than 1.10



Note 10: Flicker

The flicker level is defined using Fast Fourier Transformation (FTT) as follows:

$$Flic \ker = 20 \log_{10} \left(2 \frac{f_{FFTC}(n)}{f_{FFTC}(0)} \right) + FS(Hz)$$
 (dB)

Where fFTC(n) is the nth FFT coefficient, and fFFTC(0) is the 0th FFT coefficient which is DC component. FS (Hz) is the flicker sensitivity as a function of frequency.


The flicker level shall be measured with the test pattern in below.

The gray leves of test pattern is 128.



18/21 Page:

1.0



Note 11: Gamma spec. is based on Gray level 255, 250, 244, 240, 232, 224, 206, 192, 160,

128, 95, 63, 47 & 31.

F. Reliability Test Item

1. Hendbirty rest kerns									
Category	No.	Te	st items	Conditions		Amount	Remark		
	_1))	High Tem	p. Operation	Ta= 60°C	240 hrs	5 pcs			
	2	High Tem	p. Storage	Ta= 70 °C	240 hrs	5 pcs	Non-operation		
П	3	Łow Temp	Operation	Ta= -20 °C	240 hrs	5 pcs			
	4	Low Temp	o. Storage	Ta= -30 °C	240 hrs	5 pcs	Non-operation		
D 11 1 111	5	High Tem Operation	•	Ta= 60 °C. 90% RH	240 hrs	5 pcs			
Reliability (Environment)	6	Thermal S	Shock	-40 °C ~70 °C, Dwell for 100 cycles.	or 30 min.	5 pcs	Non-operation		
	7	TeD.	Contact mode	± 4KV; discharge Interval:1sec; Criteria: B	time:10;	5 pcs	Test model:		
	7	ESD	Air mode	± 8KV; discharge time:10;Interval:Dischar Criteria: B	arge;	5 pcs	150pf · 330ohm		

Judge Criteria: No functional defect.

Drop test


Test items	Conditions	Remark
Drop Test	Drop the packing from 76cm height, 6 surfaces, 3 edges and 1 corner.	Box



Page: 19/21


1.0

G. Packing



1 tray for 25pcs OLED

1 set for 20+1 pcs trays






1.0

Page: 20/29

H. Outline Demension





1.0

1.0

Page: 21/29

I. Precaution

Please pay attention to the following items when you use the OLED Modules(Panel):

- 1. Do not twist or bend the module(panel) and prevent the unsuitable external force for display during assembly.
- 2. Adopt measures for good heat radiation. Be sure to use the module(panel) with in the specified temperature.
- 3. Avoid dust or oil mist during assembly.
- 4. Follow the correct power sequence while operating. Do not apply the invalid signal, otherwise, it will cause improper shut down and damage the module(panel).
- 5. Less EMI: it will be more safety and less noise.
- 6. Please operate module(panel) in suitable temperature. The response time & brightness will drift by different temperature.
- 7. Avoid to display the fixed pattern (exclude the white pattern) in a long period, otherwise, it will cause image sticking.
- 8. Please be sure to turn-off the power when connecting or disconnecting the circuit.
- 9. Polarizer scratches easily, please handle it carefully.
- 10. Display surface never likes dirt or stains.
- 11. A dew drop may lead to destruction. Please wipe off any moisture before using module(panel).
- 12. Sudden temperature changes cause condensation, and it will cause polarizer damaged.
- 13. High temperature and humidity may degrade performance. Please do not expose the module(panel) to the direct sunlight and so on.
- 14. Acetic acid or chlorine compounds are not friends with AMOLED display module(panel).
- 15. Static electricity will damage the module(panel), please do not touch the module(panel) without any grounded device.
- 16. Please avoid any static electricity damage (ESD) during producing and operating.
- 17. Do not disassemble and reassemble the module(panel) by self.
- 18. Be careful do not touch the rear side directly.
- 19. No strong vibration or shock. It will cause module(panel) broken.
- 20. Storage the modules(panel) in suitable environment with regular packing.
- 21. Be careful of injury from a broken display module(panel).
- 22. Please avoid the pressure adding to the surface (front or rear side) of modules(panel), because it will cause the display non-uniformity or other function issue.
- 23. Touch code is decided by (1) cover lens type, (2) lens lamination parameters, and (3) customers' hardware/software setting. Please be noted if above factors was changed, AUO need new samples to re-adjusted touch code.
- 24. Please take some protective action at the interface between rear side of panel and system hardware.
- 25. Please avoid any reflection material to cause the light radiated from rear side or broadside of panel.
- 26. Please NOTICE to keep the flatness between system board and AMOLED display, it will be much safer during the module drop test.